ls1x-master-v0.4/case/SHT-31/1c102_dev_SHT31.h

37 lines
1.2 KiB
C
Raw Normal View History

2025-01-15 10:57:40 +08:00
#ifndef LS1X_MASTER_V0_4_1C102_DEV_SHT31_H
#define LS1X_MASTER_V0_4_1C102_DEV_SHT31_H
#define SHT31_INTERFACE_ADDR 1
#define SHT31_DEFAULT_ADDR 0x44
#define SHT31_READ_SERIALNO 0x3780
#define SHT31_MEAS_HIGHREP_STRETCH 0x2C06 // Doesn't work on PI
#define SHT31_MEAS_MEDREP_STRETCH 0x2C0D // Seems to work on PI but shouldn't
#define SHT31_MEAS_LOWREP_STRETCH 0x2C10 // Seems to work on PI but shouldn't
#define SHT31_MEAS_HIGHREP 0x2400 // Doesn't work on PI
#define SHT31_MEAS_MEDREP 0x240B
#define SHT31_MEAS_LOWREP 0x2416
#define SHT31_READSTATUS 0xF32D
#define SHT31_CLEARSTATUS 0x3041
#define SHT31_SOFTRESET 0x30A2
#define SHT31_HEATER_ENABLE 0x306D
#define SHT31_HEATER_DISABLE 0x3066
#define SHT32_DEFAULT_READ SHT31_MEAS_MEDREP
#define SHT31D_FIX_INITIAL_FAIL 1
typedef enum
{
SHT31_OK = 0,
SHT31_CRC_CHECK_FAILED = 1,
SHT31_BAD = 2,
SHT31_READ_FAILED = 3,
SHT31_WRITE_FAILED = 4
} sht31rtn;
uint8_t CRC_8(const uint8_t *data, int len);
void Get_TandRH();
void Get_RegValue();
void Set_RegValue();
#endif //LS1X_MASTER_V0_4_1C102_DEV_SHT31_H