ylib/tagbar
1
0
Fork 0
mirror of https://github.com/preservim/tagbar.git synced 2024-11-21 22:46:28 +08:00
Code Issues Actions Packages Projects Releases Wiki Activity

Update uctags.vim (#887)
Some checks failed
Check / check (exuberant-ctags, nvim) (push) Has been cancelled
Details
Check / check (exuberant-ctags, vim) (push) Has been cancelled
Details
Check / check (universal-ctags, nvim) (push) Has been cancelled
Details
Check / check (universal-ctags, vim) (push) Has been cancelled
Details
Vint / vint (push) Has been cancelled
Details

Browse Source 
* Update uctags.vim

Add for systemverilog.  Accdording to https://docs.ctags.io/en/latest/man/ctags-lang-verilog.7.html

* Update autoload/tagbar/types/uctags.vim

Incorporating review comments as per note from submitter

---------

Co-authored-by: David Hegland <darth.gerbil@gmail.com>
This commit is contained in:
sqlmap3 2024-07-25 00:01:19 +08:00 committed by GitHub
parent 0815b5455c
commit 1690b19ea6
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 47 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

47
autoload/tagbar/types/uctags.vim
View File

@ -1332,6 +1332,53 @@ function! tagbar#types#uctags#init(supported_types) abort
\ {'short' : 't', 'long' : 'tasks', 'fold' : 0, 'stl' : 1}
\ ]
let types.verilog = type_verilog
" SystemVerilog {{{1
let type_systemverilog = tagbar#prototypes#typeinfo#new()
let type_systemverilog.ctagstype = 'systemverilog'
let type_systemverilog.kinds = [
\ {'short' : 'A', 'long' : 'assertions', 'fold' : 0, 'stl' : 1},
\ {'short' : 'C', 'long' : 'class', 'fold' : 0, 'stl' : 1},
\ {'short' : 'E', 'long' : 'enum', 'fold' : 0, 'stl' : 1},
\ {'short' : 'H', 'long' : 'checkers', 'fold' : 0, 'stl' : 1},
\ {'short' : 'I', 'long' : 'interfaces', 'fold' : 0, 'stl' : 1},
\ {'short' : 'K', 'long' : 'packages', 'fold' : 1, 'stl' : 0},
\ {'short' : 'L', 'long' : 'clokcing', 'fold' : 0, 'stl' : 1},
\ {'short' : 'M', 'long' : 'modports', 'fold' : 0, 'stl' : 1},
\ {'short' : 'N', 'long' : 'nettype', 'fold' : 0, 'stl' : 0},
\ {'short' : 'O', 'long' : 'constraints', 'fold' : 0, 'stl' : 1},
\ {'short' : 'P', 'long' : 'programs', 'fold' : 0, 'stl' : 1},
\ {'short' : 'Q', 'long' : 'prototypes', 'fold' : 0, 'stl' : 1},
\ {'short' : 'R', 'long' : 'properties', 'fold' : 0, 'stl' : 1},
\ {'short' : 'S', 'long' : 'structs and unions', 'fold' : 0, 'stl' : 1},
\ {'short' : 'T', 'long' : 'type declarations', 'fold' : 0, 'stl' : 1},
\ {'short' : 'V', 'long' : 'covergroups', 'fold' : 0, 'stl' : 1},
\ {'short' : 'b', 'long' : 'blocks', 'fold' : 0, 'stl' : 1},
\ {'short' : 'c', 'long' : 'constants', 'fold' : 0, 'stl' : 0},
\ {'short' : 'd', 'long' : 'text macros', 'fold' : 0, 'stl' : 1},
\ {'short' : 'e', 'long' : 'events', 'fold' : 0, 'stl' : 1},
\ {'short' : 'f', 'long' : 'functions', 'fold' : 0, 'stl' : 1},
\ {'short' : 'i', 'long' : 'module or interface', 'fold' : 0, 'stl' : 1},
\ {'short' : 'l', 'long' : 'interface class', 'fold' : 0, 'stl' : 1},
\ {'short' : 'm', 'long' : 'module', 'fold' : 0, 'stl' : 1},
\ {'short' : 'n', 'long' : 'net data types', 'fold' : 0, 'stl' : 0},
\ {'short' : 'p', 'long' : 'ports', 'fold' : 1, 'stl' : 1},
\ {'short' : 'q', 'long' : 'sequences', 'fold' : 0, 'stl' : 1},
\ {'short' : 'r', 'long' : 'variable data types', 'fold' : 1, 'stl' : 1},
\ {'short' : 't', 'long' : 'tasks', 'fold' : 0, 'stl' : 1},
\ {'short' : 'w', 'long' : 'members', 'fold' : 0, 'stl' : 1}
\ ]
let type_systemverilog.sro = '.' " Nesting doesn't seem to be possible
let type_systemverilog.kind2scope = {
\ 'E' : 'enum',
\ 'C' : 'class',
\ 'm' : 'module',
\ }
let type_systemverilog.scope2kind = {
\ 'enum' : 'E',
\ 'class' : 'C',
\ 'module' : 'm',
\ }
let types.systemverilog = type_systemverilog
" VHDL {{{1
" The VHDL ctags parser unfortunately doesn't generate proper scopes
let type_vhdl = tagbar#prototypes#typeinfo#new()