Add program, package and interface to systemverilog scopes (#888)
Some checks failed
Check / check (exuberant-ctags, nvim) (push) Has been cancelled
Check / check (exuberant-ctags, vim) (push) Has been cancelled
Check / check (universal-ctags, nvim) (push) Has been cancelled
Check / check (universal-ctags, vim) (push) Has been cancelled
Vint / vint (push) Has been cancelled

This commit is contained in:
Tarik Graba 2024-07-27 18:31:10 +02:00 committed by GitHub
parent 1690b19ea6
commit bc087d88de
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194

View File

@ -1372,11 +1372,17 @@ function! tagbar#types#uctags#init(supported_types) abort
\ 'E' : 'enum',
\ 'C' : 'class',
\ 'm' : 'module',
\ 'P' : 'program',
\ 'K' : 'package',
\ 'I' : 'interface',
\ }
let type_systemverilog.scope2kind = {
\ 'enum' : 'E',
\ 'class' : 'C',
\ 'module' : 'm',
\ 'program' : 'P',
\ 'package' : 'K',
\ 'interface': 'I',
\ }
let types.systemverilog = type_systemverilog
" VHDL {{{1